Exam (elaborations)
EE115C – Digital Electronic Circuits Homework #7 Solutions - University of California, Los Angeles EC ENGR 115C
- Course
- Institution
EE115C – Digital Electronic Circuits Homework #7 Solution Problem 1 : Pass-Gate Logic (Exam Sample) Figure 1 illustrates a pass-gate logic network. Assume that the PMOS has weaker drive strength than the NMOS. VDD = 1V. All transistors have drawn channel length of 100nm. The width of NMOS i...
[Show more]