CSE 230 All Questions with Correct Answers (Grade A+)
Question 1: In the compilation process, the ______ separates the input source code text into tokens.
Answer: Lexical Analyzer (lexer)
Question 2: Select which of the following are NOT part of the compilation process:
Answer: Program Execution Testing Debugging
Question 3: In the compilation process, the ______ combines partial programs and libraries into a
single executable.
Answer: Linker
Question 4: Which of the follow best matches the function of the Linker in the compilation process?
Answer: Combines partial programs and libraries into a single executable.
Question 5: The ______ translates assembly language code into machine code.
Answer: Assembler
Question 6: Select the hardware that is active during the Writeback stage of the instruction cycle:
Answer: Register File
Question 7: Select the hardware that is active during the Memory Access stage of the instruction cycle:
Answer: Data Memory
Question 8: During an Instruction Fetch step which elements are used?
Answer: - Instruction Memory = Program Counter
Question 9: During an Instruction Decode step which elements are used?
Answer: - Read from register file - Control Unit
Question 10: Given an 8-word, 2-way set associative cache, and the sequence of address accesses below,
enter the number of misses. 5 19 19 24 24 24
Answer: 3
Page 1
, Question 11: Given an 8-word, direct mapped cache, and the sequence of address accesses below, enter
the number of misses. 2 23 24 2 2 2
Answer: 3
Question 12: Given an 8-word, direct mapped cache, and the sequence of address accesses below, enter
the number of misses. 5 23 1 24 23 11
Answer: 5
Question 13: Given an 8-word, direct mapped cache, and the sequence of address accesses below, enter
the number of misses. 6 2 14 20 20 10
Answer: 5
Question 14: Given an 8-word, 4-way set associative cache, and the sequence of address accesses below,
enter the number of misses. 7 12 7 12 2 8
Answer: 4
Question 15: A level 2 cache is focused on supporting what kind of locality? Dimensional Locality
Temporal Locality Web Locality Spatial Locality
Answer: Spatial Locality
Question 16: In a multilevel cache system, the primary (level-1) cache focuses on Low miss rate Short
miss penalty Large block size Short hit time
Answer: Short hit time
Question 17: A level 1 cache is focused on supporting what kind of locality? Web Locality Temporal
Locality Dimensional Locality Spatial Locality
Answer: Temporal Locality
Question 18: The pre-loading of instructions into a cache that are near the instruction currently being
executed is an example of what kind of locality? Web Locality Dimensional Locality Temporal Locality
Spatial Locality
Answer: Spatial Locality
Question 19: In a multilevel cache system, the level-2 cache focuses on Short hit time Large block size
Short miss penalty Low miss rate
Answer: Low miss rate
Page 2
Question 1: In the compilation process, the ______ separates the input source code text into tokens.
Answer: Lexical Analyzer (lexer)
Question 2: Select which of the following are NOT part of the compilation process:
Answer: Program Execution Testing Debugging
Question 3: In the compilation process, the ______ combines partial programs and libraries into a
single executable.
Answer: Linker
Question 4: Which of the follow best matches the function of the Linker in the compilation process?
Answer: Combines partial programs and libraries into a single executable.
Question 5: The ______ translates assembly language code into machine code.
Answer: Assembler
Question 6: Select the hardware that is active during the Writeback stage of the instruction cycle:
Answer: Register File
Question 7: Select the hardware that is active during the Memory Access stage of the instruction cycle:
Answer: Data Memory
Question 8: During an Instruction Fetch step which elements are used?
Answer: - Instruction Memory = Program Counter
Question 9: During an Instruction Decode step which elements are used?
Answer: - Read from register file - Control Unit
Question 10: Given an 8-word, 2-way set associative cache, and the sequence of address accesses below,
enter the number of misses. 5 19 19 24 24 24
Answer: 3
Page 1
, Question 11: Given an 8-word, direct mapped cache, and the sequence of address accesses below, enter
the number of misses. 2 23 24 2 2 2
Answer: 3
Question 12: Given an 8-word, direct mapped cache, and the sequence of address accesses below, enter
the number of misses. 5 23 1 24 23 11
Answer: 5
Question 13: Given an 8-word, direct mapped cache, and the sequence of address accesses below, enter
the number of misses. 6 2 14 20 20 10
Answer: 5
Question 14: Given an 8-word, 4-way set associative cache, and the sequence of address accesses below,
enter the number of misses. 7 12 7 12 2 8
Answer: 4
Question 15: A level 2 cache is focused on supporting what kind of locality? Dimensional Locality
Temporal Locality Web Locality Spatial Locality
Answer: Spatial Locality
Question 16: In a multilevel cache system, the primary (level-1) cache focuses on Low miss rate Short
miss penalty Large block size Short hit time
Answer: Short hit time
Question 17: A level 1 cache is focused on supporting what kind of locality? Web Locality Temporal
Locality Dimensional Locality Spatial Locality
Answer: Temporal Locality
Question 18: The pre-loading of instructions into a cache that are near the instruction currently being
executed is an example of what kind of locality? Web Locality Dimensional Locality Temporal Locality
Spatial Locality
Answer: Spatial Locality
Question 19: In a multilevel cache system, the level-2 cache focuses on Short hit time Large block size
Short miss penalty Low miss rate
Answer: Low miss rate
Page 2
