EECS 170c Final Examination Questions with 100% Correct Answers - University of California, Irvine
University of California, Irvine EECS 170c Final Exam Questions with 100% Correct Answers EECS 170C Final Examination Please note: 1. Examination is open book and notes. 2. Two problems. Problems carry different weights. 3. Problem 1 answers must be entered into CANVAS to get credit. 4. Maximum time is 2 hours. 5. All the answers must be added in the tables provided. 6. Please write your name on each page you submit. Problem 1 (25 points.) Following is given for the circuits in Figures 1. The MOSFET parameters: V111= 0.4 V, V1p = -0.4 V, k'n = 500 µAN2, ki, = 125 µAN2 and IVANI= IVAPI = 6 V. (Ground the inputs and ignore VA for DC analysis.) Circuit values: Voo = -Vss = 3 V, and IVovl for all transistors is required to be 0.2 V. Also, Ios=l06=Io1 = 250 µA and Vo(dc) can be assumed to be 0.0 Volts. Please note that Q3, Q4 and Q8 are NMOS and all other transistors are PMOS. Determine: A. W/L of each transistor. B. Vos of each transistor. 1. The value of R. 11. Gain of the first stage, A1=;d. (VuFVa-Vb.) iii. Gain of the second stage, Ai=vtlvx. iv. The differential gain, AtFVtlvid v. Ac=vtlvic. vi. Vianar (maximum value of the allowable input common mode voltage) vii. Vianin (minimum value of the allowable input common mode voltage) viii. V0mar (maximum value of the allowable output voltage) ix. Vomin (minimum value of the allowable output voltage) x. Identify the inverting input terminal. xi. Rout.
Written for
- Institution
-
University Of California - Irvine
- Course
-
EECS 170c
Document information
- Uploaded on
- May 18, 2024
- Number of pages
- 15
- Written in
- 2023/2024
- Type
- Exam (elaborations)
- Contains
- Questions & answers
Subjects
- eecs 170c
-
university of california irvine eecs 170c final e