Digital Fundamentals – 11th Edition
ST
SOLUTIONS
UV
MANUAL
IA
_A
Thomas L. Floyd
PP
Complete Solutions Manual for Instructors and
RO
Students
VE
© Thomas L. Floyd
All rights reserved. Reproduction or distribution without permission is prohibited.
D?
??
©MEDGEEK
, Chapter 1
CHAPTER 1
INTRODUCTORY CONCEPTS
Section 1-1 Digital and Analog Quantities
ST
1. Digital data can be transmitted and stored more efficiently and reliably than analog data. Also,
digital circuits are simpler to implement and there is a greater immunity to noisy environments.
2. Pressure is an analog quantity.
UV
3. A clock, a thermometer, and a speedometer can have either an analog or a digital output.
Section 1-2 Binary Digits, Logic Levels, and Digital Waveforms
4. In positive logic, a1 is represented by a HIGH level and a 0 by a LOW level. In negative logic,
IA
a 1 is represented by a LOW level, and a 0 by a HIGH level.
5. HIGH = 1; LOW = 0. See Figure 1-1.
_A
PP
RO
VE
D?
6. A 1 is a HIGH and a 0 is a LOW:
(a) HIGH, LOW, HIGH, HIGH, HIGH, LOW, HIGH
(b) HIGH, HIGH, HIGH, LOW, HIGH, LOW, LOW, HIGH
??
2
Downloaded by: tutorsection | Want to earn $1.236
Distribution of this document is illegal extra per year?
, Chapter 1
7. See Figure 1-2.
ST
Ampl
= 10 V
UV
t PW 2.7 μ s
IA
8. T = 4 ms. See Figure 1-3.
_A
PP
RO
1 1
9. f= = = 0.25 kHz = 250 Hz
T 4 ms
10. The waveform in Figure 1-61 is periodic because it repeats at a fixed interval.
11. tW = 2 ms; T = 4 ms
VE
t 2 ms
% duty cycle = W 100 = 100 = 50%
T 4 ms
12. See Figure 1-4.
D?
??
3
Downloaded by: tutorsection | Want to earn $1.236
Distribution of this document is illegal extra per year?
, Chapter 1
13. Each bit time = 1 μs
Serial transfer time = (8 bits)(1 μs/bit) = 8 μs
Parallel transfer time = 1 bit time = 1 μs
1 1
14. T = 0.286 ns
f 3.5 GHz
ST
Section 1-3 Basic Logic Functions
15. LON = SW1 + SW2 + SW1 SW2
UV
16. An AND gate produces a HIGH output only when all of its inputs are HIGH.
17. AND gate. See Figure 1-5.
IA
_A
18. An OR gate produces a HIGH output when either or both inputs are HIGH. An exclusive-OR
gate produces a HIGH if one input is HIGH and the other LOW.
PP
Section 1-4 Combinational and Sequential Logic Functions
19. See Figure 1-6.
RO
VE
D?
??
4
Downloaded by: tutorsection | Want to earn $1.236
Distribution of this document is illegal extra per year?
ST
SOLUTIONS
UV
MANUAL
IA
_A
Thomas L. Floyd
PP
Complete Solutions Manual for Instructors and
RO
Students
VE
© Thomas L. Floyd
All rights reserved. Reproduction or distribution without permission is prohibited.
D?
??
©MEDGEEK
, Chapter 1
CHAPTER 1
INTRODUCTORY CONCEPTS
Section 1-1 Digital and Analog Quantities
ST
1. Digital data can be transmitted and stored more efficiently and reliably than analog data. Also,
digital circuits are simpler to implement and there is a greater immunity to noisy environments.
2. Pressure is an analog quantity.
UV
3. A clock, a thermometer, and a speedometer can have either an analog or a digital output.
Section 1-2 Binary Digits, Logic Levels, and Digital Waveforms
4. In positive logic, a1 is represented by a HIGH level and a 0 by a LOW level. In negative logic,
IA
a 1 is represented by a LOW level, and a 0 by a HIGH level.
5. HIGH = 1; LOW = 0. See Figure 1-1.
_A
PP
RO
VE
D?
6. A 1 is a HIGH and a 0 is a LOW:
(a) HIGH, LOW, HIGH, HIGH, HIGH, LOW, HIGH
(b) HIGH, HIGH, HIGH, LOW, HIGH, LOW, LOW, HIGH
??
2
Downloaded by: tutorsection | Want to earn $1.236
Distribution of this document is illegal extra per year?
, Chapter 1
7. See Figure 1-2.
ST
Ampl
= 10 V
UV
t PW 2.7 μ s
IA
8. T = 4 ms. See Figure 1-3.
_A
PP
RO
1 1
9. f= = = 0.25 kHz = 250 Hz
T 4 ms
10. The waveform in Figure 1-61 is periodic because it repeats at a fixed interval.
11. tW = 2 ms; T = 4 ms
VE
t 2 ms
% duty cycle = W 100 = 100 = 50%
T 4 ms
12. See Figure 1-4.
D?
??
3
Downloaded by: tutorsection | Want to earn $1.236
Distribution of this document is illegal extra per year?
, Chapter 1
13. Each bit time = 1 μs
Serial transfer time = (8 bits)(1 μs/bit) = 8 μs
Parallel transfer time = 1 bit time = 1 μs
1 1
14. T = 0.286 ns
f 3.5 GHz
ST
Section 1-3 Basic Logic Functions
15. LON = SW1 + SW2 + SW1 SW2
UV
16. An AND gate produces a HIGH output only when all of its inputs are HIGH.
17. AND gate. See Figure 1-5.
IA
_A
18. An OR gate produces a HIGH output when either or both inputs are HIGH. An exclusive-OR
gate produces a HIGH if one input is HIGH and the other LOW.
PP
Section 1-4 Combinational and Sequential Logic Functions
19. See Figure 1-6.
RO
VE
D?
??
4
Downloaded by: tutorsection | Want to earn $1.236
Distribution of this document is illegal extra per year?
