Final Exam 2026/2027: 80 Practice
Questions with Detailed Explanations |
Processor Design, Memory Hierarchy,
Pipelining & Parallel Computing
Description:
Master Computer Architecture for 2026/2027 with this comprehensive final examination
paper featuring 80 expert-crafted questions on processor design, memory systems,
pipelining hazards, and multiprocessing. Includes detailed answers and explanations
covering LEGv8, ARMv8, cache coherence, and virtual memory. Perfect for university
students, exam preparation, and professional certification.
Download now and ace your computer architecture exam!
, Computer Architecture Exam 2026/2027 – 80 Questions &
Answers
Question 1
Which of the following best describes the relationship between the datapath and control units
in a modern processor?
A) The datapath determines which instructions to execute, while control handles memory
operations
B) Control commands the datapath, memory, and I/O devices according to program
instructions
C) The datapath and control units operate independently without interaction
D) Control performs arithmetic operations while datapath manages instruction flow
Answer: B
Explanation: The control unit commands the datapath, memory, and I/O devices according
to program instructions, while the datapath performs arithmetic operations. These units work
together in a coordinated manner, with control providing signals that direct datapath
operations.
Question 2
What characteristic distinguishes Static Random Access Memory (SRAM) from Dynamic
Random Access Memory (DRAM)?
A) SRAM is slower but has higher density than DRAM
B) SRAM is faster but less dense than DRAM
C) SRAM requires periodic refresh cycles to retain data
D) SRAM is non-volatile while DRAM is volatile
Answer: B
Explanation: SRAM is faster than DRAM but has lower density since it uses multiple
transistors per bit. Unlike DRAM, SRAM does not require periodic refresh cycles, which
contributes to its faster access times but higher cost per bit.
,Question 3
In the LEGv8 architecture, what is the function of the Program Counter (PC)?
A) It stores the result of the most recent arithmetic operation
B) It contains the address of the current instruction being executed
C) It contains the address of the next instruction to be executed
D) It manages the stack pointer for procedure calls
Answer: C
Explanation: The Program Counter holds the address of the next instruction to be executed.
During instruction fetch, the PC value is used to access memory, and after fetching, the PC is
typically incremented to point to the next sequential instruction unless a branch occurs.
Question 4
What is the primary advantage of the Load-Store Architecture (register-register architecture)?
A) It allows direct memory-to-memory operations without register usage
B) All operations are performed between registers, simplifying pipeline implementation
C) It requires fewer registers than accumulator architectures
D) It eliminates the need for a memory hierarchy
Answer: B
Explanation: In a Load-Store Architecture, all operations occur between registers, and
memory is accessed only via loads and stores. This simplifies pipeline implementation,
reduces complex addressing modes, and enables efficient compiler optimization through
explicit register allocation.
Question 5
When the LEGv8 instruction set specifies 32 registers, what is the primary trade-off that
designers considered?
A) Fewer registers reduce power consumption but increase memory traffic
B) More registers would require additional bits in the instruction format
C) The number of registers has no impact on clock frequency
D) More registers always improve performance without drawbacks
Answer: B
, Explanation: Designers balance programs' desire for more registers against instruction
format constraints, since each additional register requires more bits to specify operands. The
principle "smaller is faster" also suggests that too many registers may increase clock cycle
time due to longer signal paths.
Question 6
What is the function of the sign-extension operation in LEGv8?
A) It reduces the size of a data item by discarding the high-order bits
B) It increases the size of a data item by replicating the sign bit
C) It converts unsigned integers to floating-point format
D) It performs logical shift operations on register contents
Answer: B
Explanation: Sign-extension increases data size by replicating the high-order sign bit into
the high-order bits of the larger destination. This preserves the signed value when moving
data from a narrower to a wider representation.
Question 7
Which statement correctly describes the relationship between Instruction Set Architecture
(ISA) and Application Binary Interface (ABI)?
A) ISA is a subset of ABI that includes only the operating system interfaces
B) ABI includes the user portion of the ISA plus operating system interfaces
C) ISA and ABI are identical concepts with different names
D) ABI refers only to the hardware implementation details
Answer: B
Explanation: The Application Binary Interface includes the user portion of the instruction set
architecture plus operating system interfaces used by application programmers, defining a
standard for binary portability. The ISA is the abstract interface between hardware and
lowest-level software.