100% satisfaction guarantee Immediately available after payment Both online and in PDF No strings attached 4.2 TrustPilot
logo-home
Class notes

Real World Design

Rating
-
Sold
-
Pages
9
Uploaded on
29-01-2023
Written in
2022/2023

For more complex combinational problems with a larger number of inputs, one can resort to the use of a minimization algorithm, such as Quine-McCluskey. In practice however most designs are implemented using programmable Ics.










Whoops! We can’t load your doc right now. Try again or contact support.

Document information

Uploaded on
January 29, 2023
Number of pages
9
Written in
2022/2023
Type
Class notes
Professor(s)
Mr e bhero
Contains
All classes

Subjects

Content preview

Real World Design

For more complex combinational problems with a larger number
of inputs, one can resort to the use of a minimization algorithm,
such as Quine-McCluskey.

In practice however most designs are implemented using
programmable Ics.
There are two basic categories of programmable logic circuits:
programmable logic devices (PLDs) which are used for medium
scale designs, and complex PLDs (CPLDs) or Field Programmable
Gate Arrays (FPGAs) for large scale designs.
It is recognized that design correctness is more important than
logic minimization, so device logic functionality is expressed
using high-level languages such as ABEL or VHDL.

Another design option for medium scale designs is to use a
medium scale integration (MSI) chip as the basis of the solution.



University of KwaZulu-Natal 1
8-1
ENEL2EBH2 2010

, Design Procedure

The design of a combinational circuit starts from the
specification of the problem and ends with a logic diagram or
netlist that describes a logic diagram. The steps followed are:

1. Specification: here, the specification of the needed circuit is
written down.
2. Formulation: here, Boolean equations or the truth table that
shows the relationship between the inputs and the outputs is
written down.
3. Optimization: here, two-level and multi-level optimization is
done. Draw a logic diagram or provide a netlist for the resulting
circuit using basic logic gates.
4. Technology Mapping: at this stage we transform the logic
diagram or netlist to anew diagram or netlist using the available
implementation technology.
5. Verification: at this stage you verify the correctness of the
design.


University of KwaZulu-Natal 2
8-2
ENEL2EBH2 2010
R165,00
Get access to the full document:

100% satisfaction guarantee
Immediately available after payment
Both online and in PDF
No strings attached

Get to know the seller
Seller avatar
mthimkhuluramasimong

Document also available in package deal

Thumbnail
Package deal
DIGITAL ELECTRONICS
-
16 2023
R 3.385,00 More info

Get to know the seller

Seller avatar
mthimkhuluramasimong University of KwaZulu-Natal
View profile
Follow You need to be logged in order to follow users or courses
Sold
1
Member since
3 year
Number of followers
1
Documents
33
Last sold
3 year ago

0,0

0 reviews

5
0
4
0
3
0
2
0
1
0

Recently viewed by you

Why students choose Stuvia

Created by fellow students, verified by reviews

Quality you can trust: written by students who passed their exams and reviewed by others who've used these notes.

Didn't get what you expected? Choose another document

No worries! You can immediately select a different document that better matches what you need.

Pay how you prefer, start learning right away

No subscription, no commitments. Pay the way you're used to via credit card or EFT and download your PDF document instantly.

Student with book image

“Bought, downloaded, and aced it. It really can be that simple.”

Alisha Student

Frequently asked questions